

## **Comparison analysis on scaling the vertical and lateral NMOSFET in nanometer regime**

### **Abstract**

Conventional lateral and vertical n-channel MOS transistors with channel length in the range of 100 nm to 50 nm have been systematically investigated by means of device simulation. The comparison analysis includes critical parameters that govern device performance. Threshold voltage  $V_T$  roll-off, leakage current  $I_{off}$  drain saturation current  $I_{Dsat}$  and subthreshold swing  $S$  were analyzed and compared between the device. Due to double gate (DG) structure over the side of silicon pillar a better electrostatics potential control of channel is obtained in vertical device shown by, an analysis on  $V_T$  roll-off. A two decade higher of  $I_{off}$  in planar device is observed with  $L_g = 50$  nm. A factor of three times larger  $I_{Dsat}$  is observed for vertical MOSFETs compared to planar device. The sub-threshold swing  $S$  remains almost the same when the  $L_g$  larger than 80 nm. It increased rapidly when the  $L_g$  is scaled down to 50 nm due to the short channel effect SCE. However, the vertical device has a steady increase whereas the planar device has suffered immediate enhance of SCE. The analysis results confirmed that vertical MOSFET with double-gate structure is a potential solution to overcome SCE when scaled the channel length to 50 nm and beyond.