

## **High-k gate dielectric nano-FET leakage current analysis**

### **ABSTRACT**

This paper reveals the use of high-k dielectric material to mitigate the subthreshold leakage current. The feature size of conventional MOSFET using SiO<sub>2</sub> has approached their physical limits where the oxide thickness should not reach below 2nm due to high leakage current and the tunnelling increase drastically. Therefore, it is difficult to scale down the size of the MOSFET meanwhile improve its performance. Instead of reducing the size of the transistor, it can make the changes to the parameter, such as the channel length, oxide thickness, and channel width. However, these may affect the performance of the device. Hence, the replacement of SiO<sub>2</sub> with other high-k dielectric material has been analyzed. The material used in the analysis including SiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, Ta<sub>2</sub>O<sub>5</sub>, and La<sub>2</sub>O<sub>3</sub>. The characteristic of subthreshold leakage current was tested through simulation using MATLAB. La<sub>2</sub>O<sub>3</sub> as dielectric material shows a good refinement on mitigating the subthreshold leakage current by 87% compared to SiO<sub>2</sub>.