

**DESIGN AND SIMULATION OF VERTICAL  
STRAINED SiGe IMPACT IONIZATION  
MOSFET (VESIMOS)**




**DIVYA YADAV POGAKU**

**UMS**  
UNIVERSITI MALAYSIA SABAH

**SCHOOL OF ENGINEERING AND  
INFORMATION TECHNOLOGY  
UNIVERSITI MALAYSIA SABAH  
2011**

**DESIGN AND SIMULATION OF VERTICAL  
STRAINED SiGe IMPACT IONIZATION  
MOSFET (VESIMOS)**

**DIVYA YADAV POGAKU**



**THIS IS SUBMITTED IN FULFILLMENT FOR  
THE DEGREE OF MASTER OF ENGINEERING  
(ELECTRICAL & ELECTRONICS  
ENGINEERING)**

**SCHOOL OF ENGINEERING AND  
INFORMATION TECHNOLOGY  
UNIVERSITI MALAYSIA SABAH  
2011**

**UNIVERSITI MALAYSIA SABAH**

**BORANG PENGESAHAN STATUS DISERTASI**

**JUDUL** : DESIGN AND SIMULATION OF VERTICAL STRAINED SiGe IMPACT IONIZATION MOSFET (VESIMOS)

**IJAZAH** : IJAZAH SARJANA KEJURUTERAAN (ELECTRICAL AND ELECTRONIC ENGINEERING)

Saya, **DIVYA YADAV POGAKU**

**SESI PENGAJIAN** : 2011

Mengaku membenarkan disertasi sarjana ini disimpan di Perpustakaan Universiti Malaysia Sabah dengan syarat-syarat kegunaan berikut:

1. Disertasi adalah hakmilik Universiti Malaysia Sabah
2. Perpustakaan Universiti Malaysia Sabah dibenarkan membuat salinan untuk tujuan pengajian sarjana.
3. Perpustakaan dibenarkan membuat salinan disertasi ini sebagai bahan pertukaran Institusi Pengajian Tinggi.
4. Sila tandakan (/)

**SULIT** (Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia seperti yang termaktub di AKTA RAHSIA 1972)

**TERHAD** (Mengandungi maklumat TERHAD yang telah ditentukan oleh organisasi/badan di mana Penyelidikan dijalankan)

**TIDAK TERHAD**

Disahkan oleh;

\_\_\_\_\_  
(TANDATANGAN PENULIS)  
**DIVYA YADAV POGAKU**

\_\_\_\_\_  
(TANDATANGAN PUSTAKAWAN)

**Alamat tetap:**

**DR. ISMAIL SAAD**  
NAMA PENYELIA:

Tarikh:

Tarikh:

Catatan: \* Potong yang tidak berkenaan.

\* Jika tesis ini SULIT atau TERHAD, sila lampirkan surat daripada pihak berkuasa / organisasi berkenaan dengan menyatakan sekali sebab dan tempoh tesis ini perlu dikelaskan sebagai SULIT dan TERHAD.

\* Tesis dimaksudkan sebagai tesis bagi Ijazah Doktor Falsafah dan Sarjana Secara Penyelidikan atau disertai bagi pengajian secara kursus dan Laporan Projek Sarjana Muda (LPSM)



UMS  
UNIVERSITI MALAYSIA SABAH

## DECLARATION

I hereby declare that the material in this thesis is original except for quotations, excerpts, equations, summaries and references, which have been duly acknowledged.

Date:

---

DIVYA YADAV POGAKU  
PK2009-8075



UMS  
UNIVERSITI MALAYSIA SABAH

## CERTIFICATION

NAME **DIVYA YADAV POGAU**

:

MATRIC NO. **PK2009-8075**

:

TITLE **DESIGN AND SIMULATION OF VERTICAL STRAINED SiGe  
IMPACT IONIZATION MOSFET (VESIMOS)**

DEGREE : **MASTER OF ENGINEERING (ELECTRICAL &  
ELECTRONICS ENGINEERING)**

VIVA DATE : **16-11-2011**



**SUPERVISOR**  
DR. ISMAIL SAAD

DECLARED BY

**UMS**  
UNIVERSITI MALAYSIA SABAH

---

## **ACKNOWLEDGEMENTS**

First and foremost, I would like to take this opportunity to thank my advisor Dr. Ismail Saad, Department of Electrical and Electronics Engineering, School of Engineering and Information Technology, University Malaysia Sabah, Malaysia. for his inspiring, helpful suggestions and persistent encouragements as well as close and consistent supervision throughout the period of my M.Eng program. It was his deep knowledge in the area of semiconductor electronics that has always motivated me to learn more from him and explore new horizons in this area of study. I appreciate all his contributions of time, ideas and suggestions in making my study a productive one.

I wish to extend my sincere gratitude to Dr. Kailash Gopalakrishnan, Research Scientist, IBM, USA, the pioneer in the development of the I-MOS device concept. Sharing my ideas with him through emails and his thoughts and the invaluable guidance on the same has helped me to learn more about the device physics and device simulations.

I would specially thank Faizul Hadi and Yona Falinie for their friendship and support at the workplace.

I express my sincere thanks to God, for giving me the strength that kept me standing and for the hope that kept me to believe that this affiliation would be possible and more interesting.

My special gratitude to my parents, my sister and brother, whose love and affection is the source of inspiration and encouragement for my studies. Last, but not least, I extend thanks and appreciation to everyone who helped directly or indirectly to get this work done.

## Abstract

### DESIGN AND SIMULATION OF VERTICAL STRAINED SiGe IMPACT IONIZATION MOSFET (VESIMOS)

Miniaturization of semiconductor devices beyond sub-100nm has commenced several problems for further scaling. Low subthreshold voltage, reduced carrier mobility, and increased leakage currents were identified to be the paramount issues that leads to high power consumption and heating. The Impact Ionization MOSFET (IMOS) device has evolved to attract increasing attention for its ability to overcome these problems. The IMOS device works on the principle of avalanche breakdown mechanism that gives very good subthreshold slopes of 20mV/decade, but at high supply voltage. Hence, to bring down the supply voltage as well as to obtain low threshold voltage and subthreshold voltage, the Vertical Strained Silicon Germanium (SiGe) Impact Ionization MOSFET (VESIMOS) has been successfully developed in this study. VESIMOS device integrates vertical structure concept of IMOS and strained SiGe technology. The VESIMOS has been designed and simulated using Silvaco Technology Computer Aided Design (TCAD) tools for both device process (ATHENA) and characterization (ATLAS) respectively. The transfer characteristics of VESIMOS showed an inverse proportionality of supply voltage and subthreshold voltage due to lower breakdown strength of Ge content. However, the subthreshold voltage is in direct proportion to the leakage current. The subthreshold voltage,  $S=10\text{mV/dec}$  was obtained at threshold voltage,  $V_{\text{TH}}=0.9\text{V}$ , with supply voltage,  $V_{\text{DS}}=1.75\text{V}$ . This  $V_{\text{TH}}$  was found to be 40% lower than the Si-vertical IMOS device's  $V_{\text{TH}}$ . The output characteristics of VESIMOS found that the device goes into saturation for supply voltage more than 2.5V, attributed to the presence of Germanium (Ge) that has high and symmetric impact ionization rates. In addition, VESIMOS electron mobility was found to be improved by 40% compared to Si-vertical IMOS, due to the presence of the compressive strain. Consequently, it is also revealed that an increase in strain will also increase mobility and reduce further the threshold voltage. However, the increase in strain layer thickness ( $T_{\text{SiGe}}$ ), resulted in an increase of threshold voltage and lowered the mobility. This is due to the strain relaxation in the SiGe layer. In addition, it is also



found that at high source-drain doping concentration ( $S/D=2 \times 10^{18}/\text{cm}^3$ ), the threshold voltage dropped to 0.88V, with supply voltage of 1.75V. This is due to high electric field effect in the channel at high doping concentration, which is contrary to the doping effects of conventional MOSFET.



UMS  
UNIVERSITI MALAYSIA SABAH

## **Abstrak**

*Pengecilan saiz peranti-peranti semikonduktor melebihi sub-100nm telah mewujudkan beberapa masalah bagi meneruskan pengskalaan. Sub-ambang rendah, penyusutan mobiliti pembawa dan peningkatan arus bocoran adalah yang dikenalpasti sebagai penyebab utama berlakunya penggunaan kuasa yang tinggi dan pemanasan. Peranti Impact Ionization MOSFET (IMOS) telah dibangunkan dan mendapat perhatian disebabkan keupayaannya bagi menghadapi permasalahan tersebut. Peranti IMOS beroperasi dengan berasaskan prinsip mekanisma kejatuhan 'avalanche' yang membolehkannya mempunyai kecerunan sum-ambang yang sangat baik iaitu 20mV/decade tetapi pada sumber voltan yang tinggi. Maka, bagi menurunkan sumber voltan dan juga mendapatkan voltan ambang dan kecerunan sub-ambang yang rendah, Vertical Strained Silicon-Germanium (SiGe) Impact Ionization MOSFET (VESIMOS) telah berjaya di bangunkan dalam kajian ini. Peranti VESIMOS menggabungkan konsep struktur menegak IMOS dan teknologi terikan SiGe. VESIMOS telah direkabentuk dan disimulasikan menggunakan peralatan Rekabentuk Berasaskan Teknologi Komputer (TCAD) Silvaco untuk kedua-dua proses (ATHENA) dan pencirian peranti (ATLAS). Ciri pemindahan VESIMOS menunjukkan perkadaran songsang antara sumber voltan dan voltan sub-ambang disebabkan oleh kekuatan kejatuhan yang rendah bagi kandungan Germanium (Ge). Akan tetapi, voltan sub-ambang adalah berkadar terus dengan arus bocoran. Voltan sub-ambang,  $S=10\text{mV/dec}$  telah diperolehi pada voltan ambang,  $V_{TH}=0.9\text{V}$  dengan sumber voltan,  $V_{DS}=1.75\text{V}$ . Nilai  $V_{TH}$  ini didapati 40% lebih rendah berbanding  $V_{TH}$  bagi peranti Si-vertical IMOS. Ciri keluaran VESIMOS mendapati bahawa peranti akan berada di tahap tepu bagi sumber voltan melebihi 2.5V disebabkan oleh kewujudan Ge yang mempunyai kadar kesan ionisasi tinggi dan simetri. Tambahan lagi, mobiliti elektron VESIMOS telah dapat ditingkatkan sebanyak 40% berbanding Si-vertical IMOS disebabkan oleh kehadiran terikan mampatan. Seterusnya, dapat juga didedahkan bahawa peningkatan terikan akan juga meningkatkan mobiliti dan menurunkan voltan ambang. Akan tetapi, peningkatan ketebalan lapisan terikan ( $T_{SiGe}$ ) akan menghasilkan peningkatan voltan ambang dan menyusutkan mobiliti. Ini adalah disebabkan oleh kelonggaran terikan di lapisan SiGe. Sebagai tambahan, adalah juga didapati bahawa pada kepekatan doping punca-salir ( $S/D=2\times 10^{18}/\text{cm}^3$ ) voltan ambang akan menyusut ke*

$V_{TH}=0.88V$  dengan sumber voltan,  $V_{DS}=1.75V$ . Ini adalah kerana kesan medan elektrik yang tinggi dalam saluran pada kepekatan doping yang tinggi dimana kesan ini adalah bertentangan dengan kesan doping bagi MOSFET konvensional.




UMS  
UNIVERSITI MALAYSIA SABAH

## TABLE OF CONTENTS

	Page
<b>TITLE</b>	i
<b>DECLARATION</b>	Iii
<b>CERTIFICATION</b>	iv
<b>ACKNOWLEDGEMENTS</b>	v
<b>ABSTRACT</b>	vi
<b>ABSTRAK</b>	vii
<b>TABLE OF CONTENTS</b>	ix
<b>LIST OF TABLES</b>	xii
<b>LIST OF FIGURES</b>	xiii
<b>LIST OF ABBREVIATIONS</b>	xvii
<b>LIST OF NOTATIONS</b>	xviii
<b>CHAPTER 1: INTRODUCTION</b>	1
1.1 Research Background	1
1.2 Research Problem	3
1.3 Research Objectives	3
1.4 Significance of this study	3
1.5 Thesis organization	4
<b>CHAPTER 2: LITERATURE REVIEW</b>	5
2.1 Planar I-MOS	5
2.1.1 Device structure	5
2.1.2 Device Fabrication	6
2.1.3 Device Simulation	8
2.1.4 Device Reliability	14


2.2	L-shaped Germanium I-MOS (LI-MOS)	14
2.3	Integrated I-MOS	16
	2.3.1 Co-integration of CMOS with I-MOS	16
	2.3.2 Integration with Tunnel FET (TFET)	16
2.4	Strained I-MOS	17
2.5	Vertical I-MOS	18
	2.5.1 Device Structure	19
	2.5.2 Device Fabrication	19
	2.5.3 Device Simulation	20
	2.5.4 Device Reliability	28
	2.5.5 High Temperature Applications	29
2.6	Strained SiGe I-MOS	31
2.7	Summary	33
2.8	VESIMOS	33
	2.8.1 VESIMOS Working Principle	34
<b>CHAPTER 3: RESEARCH METHODOLOGY</b>		40
3.1	Introduction	40
3.2	Research Methodology Flow	40
3.3	VESIMOS Design Specifications	41
3.4	ATHENA Process Simulation (VESIMOS Fabrication)	43
3.5	ATLAS Device Simulation (VESIMOS Characterization)	45
3.6	Device Performance Analysis	52
3.7	Data Validation	52
<b>CHAPTER 4: RESULTS AND DISCUSSION</b>		53
4.1	Introduction	53
4.2	VESIMOS Fabrication Process	53
4.3	VESIMOS Transfer Characteristics	66
4.4	Output Characteristics	69
4.5	VESIMOS Carrier Transport Characteristics	71
4.6	Effects of Strain (Ge content)	74
4.7	Effects of SiGe Layer Thickness	76

4.8	Effects of Doping Concentrations	78
4.9	Data Validation	79
<b>CHAPTER 5:</b>		81
5.1	Thesis Summary	81
5.2	Research Findings	82
5.3	Research Significance	83
5.4	Future Works	84
<b>References</b>		85
<b>Appendix A</b>	<b>List of Contributions</b>	91
<b>Appendix B</b>	<b>Source Code For ATHENA And ATLAS Simulations</b>	92
<b>Appendix C</b>	<b>ATLAS Models</b>	98



## LIST OF TABLES

Table 2.1	Summary of the previous works on I-MOS	33
Table 3.1	Numerical Methods	51
Table 4.1	$V_{TH}$ and $S$ at different modes of operation	68
Table 5.1	Comparison of device characteristics	84



UMS  
UNIVERSITI MALAYSIA SABAH

## LIST OF FIGURES

Figure 2.1	Basic n-channel version of planar I-MOS on SOI implementation	5
Figure 2.2	Basic process flow of p-channel I-MOS device.	7
Figure 2.3	MEDICI simulated $I_D$ - $V_G$ characteristics for Ge-based planar n-channel I-MOS device.	9
Figure 2.4	$I_D$ - $V_G$ characteristics in Mode 2	10
Figure 2.5	$I_D$ - $V_D$ characteristics for gate overdrive of ( $V_G$ - $V_T$ =0.8 V)	11
Figure 2.6	Simulated curve at $V_s$ =7.8 V for different p-IMOS geometries ( $T_{Si}$ =100nm, $T_{Ox}$ =5nm)	12
Figure 2.7	Schematic of n-channel LI-MOS with elevated II region.	15
Figure 2.8	$I_D$ - $V_G$ characteristic curve of n-channel Si and Ge LI-MOS at a bias of -5.25V and -1.8V, respectively	15
Figure 2.9	Integrated I-MOS and TFET device, after the fabrication process.	17
Figure 2.10	a. SEM picture of strained I-MOS showing the good surface morphology of SEG $Si_{0.99}C_{0.01}$ . b. TEM picture of strained I-MOS with elevated $Si_{0.99}C_{0.01}$ S/D	18
Figure 2.11	Schematic of Vertical I-MOS	19
Figure 2.12	$I_D$ - $V_G$ characteristics of vertical I-MOS in impact ionization mode at 300K	20
Figure 2.13	Gate Voltage vs Drain Current at Drain voltages 0.5, 1.0, 1.5, 2.0 V	22
Figure 2.14	Dependence of output characteristic on peak doping in p-body and on electron/ hole lifetime, $p_{max} = 1.0 \cdot 10^{19}$ and $1.5 \cdot 10^{19} \text{ cm}^{-3}$ with constant total doping $N_A = 4 \cdot 10^{13} \text{ cm}^{-2}$ , $\tau = 0.1, 0.3, 1.0 \text{ ns}$	23
Figure 2.15	Static turn on/turn off characteristics with thick p-layer (0.5 $\mu\text{m}$ ) at $V_{DS} = 1.8, 1.9, 2.0, 2.1, 2.25 \text{ V}$	24
Figure 2.16	Static turn on/turn off characteristics with thin p-layer (50nm) at $V_{DS} = 1.8, 1.9, 2.0, 2.1, 2.25 \text{ V}$	24



Figure 2.17	a) turn-on: $V_{GS}$ rises from 0 to 2.5 V within 0.5 ns b) turn-off: $V_{GS}$ falls from 2.5 to 0 V within 0.5ns	25
Figure 2.18	a) turn-on: $V_{GS}$ rises from 0 to 2.5 V within 0.5 ns b) turn-off: $V_{GS}$ falls from 2.5 to 0 V within 0.5ns	26
Figure 2.19	Simulated band energy levels of a triangular barrier diode without any bias.	27
Figure 2.20	a.) Dependence of the static leakage current of vertical I-MOS on temperature and the drain-source voltage. b.) Dependence of threshold voltage of vertical I-MOS on temperature.	30
Figure 2.21	II generation currents under different bias conditions for relaxed Si and strained SiGe vertical I-MOS	32
Figure 2.22	Cross sectional view of VESIMOS	34
Figure 2.23	Splitting of the six-fold degeneracy of the conduction band in compressively strained SiGe. The shaded valleys (out-of-plane valleys) are at a higher energy.	36
Figure 2.24	Valence band splitting in a) unstrained Si and b) compressively strained SiGe	37
Figure 3.1	Research Methodology flow chart	40
Figure 3.2	Schematic of VESIMOS with dimensions	41
Figure 3.3	Process flow of ATHENA and ATLAS simulations	43
Figure 3.4	ATHENA simulation process flow	44
Figure 3.5	ATLAS device simulation specifications	45
Figure 4.1	a. Defining substrate (Source), b. Laying vertical layer stacks, c. Defining vertical pillar, d. Gate oxide and Polysilicon deposition	53
Figure 4.2	Initial Si substrate with antimony doping concentration	54
Figure 4.3	Epitaxial growth of source-side intrinsic Si region	55
Figure 4.4	Implantation of delta-p region	56
Figure 4.5	Epitaxial growth of drain-side intrinsic Si region	57

Figure 4.6	Epitaxial growth of strained SiGe layer	58
Figure 4.7	Epitaxial growth of drain-side intrinsic Si region as Si-cap layer	59
Figure 4.8	Epitaxial growth of drain region	59
Figure 4.9	Device structure after etching of Si, SiGe and Si regions	60
Figure 4.10	Device structure after oxide layer deposition	60
Figure 4.11	Device structure after oxide layer etching	61
Figure 4.12	Device structure after n-poly deposition	61
Figure 4.13	Device structure after n-poly etching	62
Figure 4.14	Deposition of Al for contacts	62
Figure 4.15	Etching of Al for defining contacts	63
Figure 4.16	Deposition of Nitride	63
Figure 4.17	Device structure after etching of Nitride	64
Figure 4.18	Final Device structure with electrodes defined	64
Figure 4.19	Final Device structure showing a finer mesh in critical areas	65
Figure 4.20	SIMS profile showing the doping concentration in different regions of the device structure	66
Figure 4.21	Transfer Characteristics ( $I_{DS}-V_{GS}$ ) of VESIMOS for $Si_{0.7}Ge_{0.3}$ , S/D doping $=2.0 \times 10^{18}/cm^3$	67
Figure 4.22	Output characteristics of VESIMOS device.	69
Figure 4.23	VESIMOS Drain voltage ( $V_{DS}$ ) vs. Threshold voltage ( $V_{TH}$ )	70
Figure 4.24	Electron and hole concentrations in different regions of the device	71
Figure 4.25	Comparison of electron mobility profiles of VESIMOS and relaxed Si vertical I-MOS	73
Figure 4.26	Variation of threshold voltage with Ge content	75
Figure 4.27	Variation of electron mobility with Ge content	76
Figure 4.28	Variation of threshold voltage with $Si_{0.7}Ge_{0.3}$ layer thickness	77

Figure 4.29	Electron mobility vs. SiGe layer thickness	78
Figure 4.30	Effects of S/D conc. on Threshold voltage ( $V_{TH}$ )	79
Figure 4.31	Validation of simulated data with experimental (Abelein <i>et.al.</i> , 2007) Si vertical I-MOS device	80



UMS  
UNIVERSITI MALAYSIA SABAH

## LIST OF ABBREVIATIONS

BTBT	Band-to-band tunnelling
CI-MOS	Complementary I-MOS
EHP	Electron-hole pairs
GOI	Germanium on insulator
II	Impact Ionization
I-MOS	Impact ionization MOSFET
LI-MOS	L-shaped IMOS
PDBFET	Planar doped barrier field effect transistor
RIE	Reactive ion etching
RTP	Rapid thermal processing
SCE	Short channel effects
SEG	Selective epitaxial growth
SiGe	Silicon-Germanium
SIMS	Secondary ion mass spectrometry
SNM	Signal-to-noise margin
SOI	Silicon on insulator
TFET	Tunnel field effect transistor
VESIMOS	Vertical strained SiGe IMOS
VWF	Virtual wafer fabrication

## LIST OF NOTATIONS

$\vec{E}$	Electric field
$\vec{J}_n$	Electron current density
$\vec{J}_p$	Hole current density
$\phi_B$	Barrier height at the metal-semiconductor interface
$\mu_n$	Electron mobility
$\mu_p$	Hole mobility
$D_n$	Electron diffusivity
$D_p$	Hole diffusivity
$E_G$	Bandgap energy
$E_i$	Ionization energy
$G_n$	Generation rates for electrons
$G_p$	Generation rates for holes
$kT/q$	Boltzmann's constant
$L_{ch}$	Length of the channel
$L_G$	Gate Length
$L_I$	Intrinsic Region Gate Length
$q$	Magnitude of the charge on an electron
$R_n$	Recombination rates for electrons

$R_p$	Recombination rates for holes
$T_L$	Lattice temperature
$T_{Si}$	Thickness of the silicon layer
$V_{BR}$	Breakdown voltage
$V_{DS}$ (or $V_D$ )	Drain voltage
$V_G$	Gate voltage
$V_S$	Source voltage
$V_{TH}$ (or $V_T$ )	Threshold voltage
$\alpha_n$	Ionization coefficients of electrons
$\alpha_p$	Ionization coefficients of holes
$\epsilon$	local permittivity
$\rho$	local space charge density
$\psi$	Electrostatic potential
$\psi_i$	intrinsic Fermi potential



UMS  
UNIVERSITI MALAYSIA SABAH

# CHAPTER 1

## INTRODUCTION

### 1.1 Research Background

Semiconductor device based electronic industry has revolutionized the world with the invention of silicon transistors by William Shockley in 1950's. Since then, silicon has been the heart of semiconductor industry for decades, until now. The reason behind the semiconductor industry thriving for decades can be attributed to the concept of transistor scaling. With scaling or miniaturization, silicon devices have become smaller, faster and better in performance with every new device that has been invented, since its inception.

Due to the realization of Moore's law (Moore G., 1965), today, the miniaturization of silicon devices have provided a path towards denser and faster integration. The transistors manufactured today are 20 times faster and occupy less than 1% of the chip space of those built 20 years ago. It was due to this miniaturization, that it was possible to develop various kinds of miniature devices such as- laptops, mobile phones and hand held Ultrasound devices, which are now a necessity for every human being.

But to what extent can this downsizing of silicon devices can be carried out, is the question posing the semiconductor industry now. As a result of continued miniaturization of silicon devices, beyond sub-100nm, the industry is posing several problems such as- high subthreshold slopes, reduced carrier mobility, increased leakage currents and hence high power consumption and heating, thus questioning the reliability of smaller devices. Therefore, the researchers in this industry are looking for alternative ways to continue producing miniature devices that can perform efficiently. As a result, the semiconductor industry has been successful in scaling the devices up to 45nm till date, and is striving to go beyond 45nm limit.

Impact Ionization MOSFET (I-MOS), is one such attempt to produce better performing devices at a nano-scale level. It uses impact ionization mechanism of carrier injection. Impact Ionization (II) occurs when a carrier is placed in a high electric field, thus acquiring energy. This carrier becomes a hot carrier and when it collides with the lattice, loses its kinetic energy to generate electron-hole pairs (EHP). II leads to avalanche multiplication and eventually avalanche breakdown (Kwok K. Ng, 1995).

I-MOS works on the principle of avalanche breakdown mechanism of p-i-n diodes, induced by impact ionization. The carrier transport mechanism in this device is due to drift, rather than diffusion mechanism. This mechanism provides excellent subthreshold slopes of less than 10-20mV/decade (K. Gopalakrishnan *et.al.*, 2002). But, as I-MOS works on the concept of impact ionization, it requires high operating voltages, which results in hot carrier degradation effects. This leads to poor reliability of the planar I-MOS device, as it results in hot-carrier degradation effects such as, shifts in threshold voltage and subthreshold slopes. Therefore, a novel vertical concept of I-MOS device was developed (Abelein U., *et al.*, 2006). The device structure of vertical I-MOS offers an arbitrary choice of doping between the source and the drain regions. It also works on the principle of impact ionization mechanism of carrier injection. The holes generated due to the impact ionization charge the floating p-body, which results in dynamic reduction of threshold voltage and a fast rising drain current. Moreover, the channel is formed in the bulk- Si region and is not confined to the Si/SiO<sub>2</sub> region. As a result, the device does not suffer from either the threshold voltage shifts or the subthreshold slope shifts. It also provides good subthreshold slopes of <20 mV/decade. To achieve desired device characteristics, relatively high supply voltages are to be provided and hence, high threshold voltages.

The best alternative to reduce the supply voltages is to incorporate strain in the vertical I-MOS device (Dinh T.V., *et al.*, 2009). The VESIMOS (vertical strained SiGe IMOS) device concept was developed with this idea. A thin strained SiGe layer was placed in the channel region towards the drain-side intrinsic region of the vertical I-MOS. A compressive biaxial strain is developed when the SiGe layer is