High luminescence efficient Ga polarity domain GaN realized on Si(111) by MOVPE

Bablu K. Ghosh, Ismail Saad
Dept. of Electrical and Electronics Eng., University Malaysia, Sabah
Jalan UMS 88400 Kota-kinabalu, Sabah, Malaysia
Akio Yamamoto
Dept. of Electrical & Electronics Eng., Fukui University,
Bunkyo 3-9-1, Fukui 910-8507, Japan,
e-mail: ghoshbab@ums.edu.my

Abstract—The stress and defect generation; hence luminescence efficiency of semiconductor materials is correlated. Even severe cracks are formed on the epilayer surface due to stress those impair the photoluminescence property of devices. So the stress effect of GaN epilayer grown on Si(111) is evaluated by different growth approaches and different interlayer’s. Epilayer on thinner converted SiC templates is found to increases PL Ex. peak energy with broadening its line width whereas epilayer grown on porously converted GaN layer is found comparatively low PL Ex. peak energy with narrowing its line width. From Raman scattering analysis, it is also observed that the PL Ex. peak is not signifies actual stress level rather its reveals epilayer quality. PL Ex. Peak energy is found to increase with increasing thickness of epilayer grown on converted interlayer on Si substrate.

I. INTRODUCTION

Direct and higher band gap compound semiconductor materials residual stress and subsequent crack formation on the epilayer surface is detrimental for optoelectronic device fabrication. The residual stress effect of GaN epilayer grown on Si(111) is evaluated by different growth approaches and by using different interlayer’s. The investigations of GaN epilayer residual stress for the template of converted interlayer formed by novel nitridation process of very thin GaAs layer on Si(111) and C⁺ ion implanted very thin SiC layer formed on Si(111) as well as growth ambient effect are made. Epilayer out of plane lattice strain variation of different growth approach samples grown at 1000°C is mainly due to the interface layer structure and growth methods are revealed. Raman scattering analysis shows that the epilayer grown on converted interlayer has reduced stress though PL Ex. Peak energy is found to increase with increasing thickness of epilayer grown on converted interlayer on Si substrate. It is also observed that the PL Ex. peak is not signifies actual stress level rather its reveals epilayer quality.

II. EXPERIMENTAL

In case of performance aspects sapphire is less attractive than Si for laser diode (LDs) and light emitting diode (LEDs) and for the integration of GaN. Due to poor thermal conductivity of sapphire, it prevents dissipation of heat for high power and high current operating devices. But for better quality optoelectronic device fabrication, impact of higher residual stress or cracking in the epilayer for GaN epitaxy on Si is a detrimental. For heteroepitaxy, buffer layer acts as a wetting layer for improvement of epitaxial layer quality. The strain situation for a layer of particular temperature depends on growth techniques and for proper interface layer structure. Porous/intermittent converted layer (CL) is formed from conversion of cleavage GaAs surface into GaN by interdiffusion of N→As as it was done by other group to take advantage of higher electro negativity of N atom. Then h-GaN epitaxy is made on Si by using converted GaAs layer by formation of low temperature GaN coating layer prior to nitridation of GaAs surface. Due to the variation of lattice bond length and atomic radii of As and N atoms the converted GaN layer is formed defective and porous. Si
interlayer formed by C$^+$ ion implantation on Si(111) also thought to be defective between crystalline SiC template and Si substrate, as it was found by other group.\cite{7,8} So such interface defects and porous interface layer appears effectively to reduce epilayer residual thermal stress during post growth cooling.\cite{9} It is revealed by comparing to the epilayer grown on Si with direct nitridated GaAs surface and from In-doped non crack GaN sample grown on Si.\cite{10}

III. RESULT AND DISCUSSION

Due to porous interface realized between GaN epilayer and Si wafer, the thermal stress seems to be reduced significantly during the crystalline epitaxial layer cooling down from 1000°C to room temperature, So from the scanning electron microscopic (SEM) view, the surface morphology is found very smooth and without cracks. The following figure 1, shows the surface morphology for GaN epilayer grown on Si(111) with porous interlayer(a) and with AlN interlayer (b)\cite{11}.

Room temperature XRD comprises the stress of GaN layer due to growth and the thermal stress.\cite{12} Using porous and iso-electronic interlayer we have found to reduce both growth and thermal stress. So out of plane lattice strain is found to be decreased using such interlayer in compare to the epilayer grown on GaN buffer only. The prominent K$_{01}$ and K$_{02}$ related peaks are also found for epilayer grown on porous GaN interlayer whereas no distinguishable such peaks are found for epilayer grown on GaN buffer only. It seems to be poly type GaN on GaN buffer Si(111). It may be due to polarity/polarization effect of interlayer. By calculating the GaN(004) plane scattering result the least lattice strain is found for epilayer grown on porous interlayer.

The below figure 3 shows the PL spectrum of GaN film grown in novel approach on Si(111) using porous GaN interlayer. The extensive near band edge luminescence peak is found for the GaN layer grown on Si(111) using porous
interlayer whereas minimum intensity with comparable defect related yellow band luminescence is found for GaN grown on GaN buffer. Due to reduce stress in the epilayer the defect appears to be reduces, so intense NBE emission intensity with negligible defect related yellow band intensity at room temperature PL measurement is realized.

Following figure 5 shows the PL excitonic peak width variation with interlayer. Using very thin SiC interface layer surface of the epilayer not found to be improved rather large inversion domain seems to be related to be broadened the line width. Epilayer grown with an interlayer on porously converted GaN interlayer, narrow PL line width is found though excitonic peak energy was found little bit lower as compared to epilayer on SiC interlayer. It is not due to stress but may be due to free carrier as it is revealed by Raman scattering analysis. Raman analysis for carrier related A1(LO) peak for two different Ex. peak energy films are performed as it is shown in figure 6. It is generally to be known that n-type GaN film carrier or residual impurities have an effect to make variation of near band edge peak energy. Inhomogeneous impurities or local defects leading to the space-charge scattering of carriers and the red shift of the PL line are found. Due to conductive Si substrate, carrier concentration of GaN film by Hall measurement is not realized. Raman spectroscopy has proven to be a useful tool for analyzing the effect of free electron on the lattice dynamics of n-type GaN. When an appreciable carrier concentration is present in polar semiconductor (h-GaN), LO-phonon oscillations of the free carrier may occur. It is also revealed by h-GaN, E2 (high) phonon frequency observed by Raman scattering analysis as it is shown below. The GaN epilayer grown on Si(111) substrate using porous
interface layer, the epilayer stress is found to share with the defective and porous interface layer during cooling the substrate and due to porosity it seems to be more flexible to reduce stress. So it appears that apart from the Si substrate epilayer achieve relatively improve in quality. The epilayer grown on such iso-electronic interlayer is found to the PL energy level similar to Ga polarity GaN grown on Al₂O₃. KOH wet etching also revealed it.

Due to piezoelectric property of h-GaN, E₂ (high) phonon frequency of Raman scattering analysis is highly sensitive to the lattice out of plane lattice constant and it frequency is varied for biaxial strain. GaN epilayer grown heteroepitaxially on Si substrate is not found to increase its E₂ (high) phonon frequency for SiC interlayer. GaN E₂(high) peak for the epilayers grown on porously converted GaN interlayer and on SiC tempale is found 565.3 and 565.5 Cm⁻¹ respectively as shown in figure 7.

![Raman Shift(Cm⁻¹)](image)

Fig. 7 GaN E₂ (high) phonon frequency on Si(111)

From those results it is observed that the PL Ex. peak is not signifies actual stress level rather its reveals epilayer quality. Epilayer out of plane lattice strain variation of different interlayer approach samples grown at 1000°C is mainly due to the interface layer structure. The GaN epilayer grown on Si(111) substrate using porous interface layer and on SiC interlayer formed by C⁺ ion implantation on Si(111) was found near to stress free level. As per M. Myntaeva et. al. experiment due to 4.2 cm⁻¹ of Raman shift of E₂(high) phonon frequency occurs for 1Gpa of stress incorporation in the epilayer. So the grown epilayer stress level is found minimum as it is revealed by Raman scattering analysis.

IV. CONCLUSION

Depending on pre-growth process, the out of plane lattice strain and epilayer residual strain variation is found. The GaN epilayer grown on Si(111) substrate using porous interface layer and on SiC interlayer formed by C⁺ ion implantation on Si(111) was found near to stress free level. The epilayer grown on iso-electronic structure interlayer (p-GaN) is found to the PL energy level similar to Ga polarity GaN grown on Al₂O₃. It is observed that the PL Ex. peak does not signifies actual stress level rather its reveals epilayer quality. Raman scattering analysis is also revealed it.

V. ACKNOWLEDGEMENTS

I would like to thanks to our lab mate in Prof. Akio Yamamoto lab who helped me a lot in all respect during my research work and also my colleagues here in UMS. My heartiest gratitude to the UMS authority and I would like to thanks for supporting financially to me to attend the conference.

REFERENCES


